This paper presents a test technique that employs two different supply voltages for the same IDDQ pattern. The results of the two measurements are subtracted in order to eliminate the inherent subthreshold leakage. Summary of the experiment carried out on a “System on a Chip” (SOC) device build in 0.35 μm technology is also shown. The experiments proved that the method is effective in detecting failures not detectable with the single limit I DDQ
Published in:
Test Workshop, 2000. Proceedings. IEEE European
Date of Conference: 2000