By Topic

Test challenges in nanometer technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Kundu ; Intel Corp., USA ; S. Sengupta ; R. Galivanche

Scaling transistor feature size allows greater density, higher performance and lower cost. The unrelenting pursuit of device scaling has enabled MOS gate dimensions to be reduced from 10·m in the 1970's to a present day size of 0.1·m. Conventional scaling of gate oxide thickness, source/drain extension, junction depths, and gate lengths have brought about several new technology issues invalidating some earlier methods for resting ICs. To enable testing devices into the 21st century, new approaches are required in both test and design for testability. In this paper, we define the problems that arise with device scaling such as gate oxide leakage, subthreshold leakage, power density, electromigration, and soft error problems in qualitative and quantitative terms. The latter half of the paper deals with some of the solutions being pursued at Intel

Published in:

Test Workshop, 2000. Proceedings. IEEE European

Date of Conference: