Cart (Loading....) | Create Account
Close category search window
 

High density substrate for semiconductor packages using newly developed low CTE build-up materials

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Takahashi, A. ; Res. & Dev. Center, Hitachi Chem. Co. Ltd., Ibaraki, Japan ; Kobayashi, K. ; Arike, S. ; Okano, N.
more authors

The substrates of semiconductor packages not only require high wiring density but also the highest reliability of all printed wiring boards (PWBs). The build-up technology is one of the major concerns to raise wiring density because they have microvias for the interconnection such as interstitial via holes (IVHs). We developed new PWB substrates for semiconductor packages with newly developed low CTE build-up materials and high Tg core board. Inorganic fibrous filler and high heat resistance epoxy resin were adopted as the build-up materials. The insulator shows high elastic modulus at high temperature and low coefficient of thermal expansion. In addition, it has enough resin flow that it can fill up inner buried via holes, and maintain substrate flatness, thus allowing finer line fabrication on any area. The substrate has multiple insulation layers having wiring and IVHs on the core board with buried via holes. The substrate passed stringent tests, e.g. wear resistance and interconnection reliability in various connecting patterns. It demonstrates good mounting capability, such as wire bonding and flip chip attachment due to high modulus and less warpage in the high temperature range. In addition, the PWBs show suitable assembly capability for surface mount devices

Published in:

Advanced Packaging Materials: Processes, Properties andInterfaces, 2000. Proceedings. International Symposium on

Date of Conference:

2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.