By Topic

A parametric study of the effects of process parameters on the assembly of chip scale packages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Nguty, T.A. ; Sch. of Aeronaut., Mech., & Manuf. Eng., Salford Univ., UK ; Salam, B. ; Ekere, N.N.

Chip scale packaging (CSP) technology is developing in response to some of the limitations of flip chip technology. It addresses the concerns and perceived risk associated with handling and assembling bare die while maintaining most of the volumetric packaging and performance merits that flip chip technology offers. The assembly of chip scale packages is not a one step process, but requires optimisation of a variety of identified process parameters including solder volume. In this paper, we investigate the effects of some critical parameters on the assembly process and how they can be used to aid design. In addition, the self-alignment property is assessed

Published in:

Advanced Packaging Materials: Processes, Properties andInterfaces, 2000. Proceedings. International Symposium on

Date of Conference: