By Topic

Alternate solder bump technologies for flip chip applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Li Li ; Semicond. Products Sect., Motorola Inc., Tempe, AZ, USA ; Jong-Kai Lin

Flip chip on board technology using eutectic Sn-Pb solder bumps to reduce cost associated with cladded printed circuit board is becoming more common in the industry. However, the, low melting eutectic Sn-Pb bumps are subjected to issues such as solder extrusion during subsequent reflow processes and solder microstructure coarsening after extensive high temperature exposures such as the under-the-hood automotive environment. To address these issues, we have developed a stencil print solder bumping process that is applicable to various alternatives to eutectic Sn63Pb37 solder bump. The process has been demonstrated to solder alloys with melting range between 211°C and 265°C. Many alloys of such melting range have potential to meet temperature hierarchy requirement for flip chip BGA packages. Additionally, some high temperature solders contain no lead, which is good for environment and for reducing soft error rate of memory IC's. This paper summarized the alternate solder bump technology development, which uses the print solder bump process, the most flexible method to deposit the many bump metallurgies. Solder paste material down selection, process development, bump characterization, and flip chip interconnect reliability results for various alloy bumps are reported. Typical bump height uniformity is 135±3.5 μm, which is equivalent of 3% of bump height standard deviation. In many cases, bump composition is close to the theoretical eutectic composition of selected alloy systems. Preliminary reliability evaluation of direct chip attach packages having high m.p. bumps under-65°C/+150°C air-to-air temperature cycle test are reported

Published in:

Advanced Packaging Materials: Processes, Properties andInterfaces, 2000. Proceedings. International Symposium on

Date of Conference: