Cart (Loading....) | Create Account
Close category search window
 

Design techniques for embedded EEPROM memories in portable ASIC and ASSP solutions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Daga, J.M. ; Design Technol. Dept., ATMEL ROUSSET, France ; Papaix, C. ; Merandat, M. ; Ricard, S.
more authors

Design techniques for embedded EEPROM memories working under a wide supply voltage range are described. First, a current controlled ring oscillator for stable programming pulse generation has been developed. For supply voltage values ranging from 2 ν to 3.5 ν, in the [-40°C-85°C] industrial temperature range, less than 30% of oscillation period variation has been measured. Moreover, this oscillator can be completely turned off in stand-by mode for power saving concern. Techniques for read optimization under the constraints of portable systems are also addressed. First, the advantage of using two oxide thickness advanced process for logic delay optimization of EEPROM memories is evaluated, and the gain obtained using the ATMEL 56.8 K mixed memory, 0.35 μm digital process is reported. Then, a word line boosting technique used to amplify the available memory cell current is described. Thanks to the boost, current sensing delay remains acceptable even for supply voltage values under 2 ν. In addition, address transition detection (ATD) based cut off circuitry is used to minimize the power consumption at higher values of the supply voltage. A 32 k×16, 1.8 ν-3.3 ν embedded memory has been designed using the proposed techniques. 170 ns typical access time (290 ns in process and temperature worst case) has been simulated at 1.8 ν, with an average current consumption lower than 3 mA at 3.3 ν when reading at 3.3 MHz frequency

Published in:

Memory Technology, Design and Testing, 2000. Records of the 2000 IEEE International Workshop on

Date of Conference:

2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.