By Topic

Design methodology for a large communication chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
R. Clauberg ; IBM Res. Div., Ruschlikon, Switzerland ; P. Buchmann ; A. Herkersdorf ; D. J. Webb

The example chip operates with 14 externally provided system clocks plus four clocks recovered from input data streams and 36 corresponding internal clock domains, it also couples a large digital design to a mixed-signal part in physical design

Published in:

IEEE Design & Test of Computers  (Volume:17 ,  Issue: 3 )