By Topic

Latch-up characterization using novel test structures and instruments

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
C. Cane ; Centre Nacional de Microelectronica, Campus Univ. Autonoma de Barcelona, Bellaterra, Spain ; M. Lozano ; E. Cabruja ; J. Anguita
more authors

A test structure for quickly determining the latch-up sensitivity of different geometries and the technological solutions in CMOS processes is presented. The structure permits the measurement of triggering and holding voltages with a simple oscilloscope and a voltage source. The device consists of an integrated astable oscillator (based on a p-n-p-n structure) that must be characterized. The good behavior of the measurement set-up is demonstrated by designing, fabricating and characterizing the latch-up of two different CMOS technologies using the test structure and instruments. Furthermore, the use of simple digitizing oscilloscopes facilitates obtaining statistical latch-up data

Published in:

IEEE Transactions on Semiconductor Manufacturing  (Volume:4 ,  Issue: 3 )