Referenced Items are not available for this document.
This paper presents VLSI implementations of an 8-error correcting (255, 239) Reed-Solomon (RS) decoder architecture for the optical fibre systems. We present the RS decoders using Euclidean and modified Euclidean algorithms which are regular and simple, and naturally suitable for VLSI implementation. We investigate hardware complexity, clock frequency and data processing rate for those RS decoders. The RS decoder based on the modified Euclidean algorithm operates at a clock frequency of 75 MHz and has a data processing rate of 600 Mbits/s in 0.25-μm CMOS technology with a supply voltage of 2.5 V
Published in:
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on
(Volume:5
)
Date of Conference: 2000
- Page(s):
- 705 - 708 vol.5
- Meeting Date :
- 28 May 2000-31 May 2000
- Print ISBN:
- 0-7803-5482-6
- INSPEC Accession Number:
- 6777251
- Conference Location :
- Geneva
- Digital Object Identifier :
- 10.1109/ISCAS.2000.857589
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
