By Topic

Voting networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
B. Parhami ; California Univ., Santa Barbara, CA, USA

Designs of hardware voters are presented that can be easily pipelined to accommodate extremely high data rates. Design strategies for bit-voters and word-voters are described. Examples of resultant designs are given and each design is evaluated with respect to cost and performance. Both ordinary and generalized m-out-of-n voting, with arbitrary vote assigned to the inputs, are considered. Median voters can be synthesized by simple variants of the design methods. Using currently available technology, these designs can operate at speeds of many millions of votes per second. For majority bit-voters with small values of n, a multiplexer-based design method generally yields the best realizations while for larger values of n , designs based on selection networks tend to be most efficient. For word voters, cost-effective designs based on modified or augmented sorting networks are feasible. In either case, the rich theory developed for the analysis and synthesis of parallel/pipelined sorting networks directly benefits the design process

Published in:

IEEE Transactions on Reliability  (Volume:40 ,  Issue: 3 )