By Topic

A 12 b 105 Msample/s, 850 mW analog to digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
C. Michalski ; Analog Devices Inc., Greensboro, NC, USA

This analog-to-digital converter achieves a minimum sampling rate of 105 Msample/S at a total power dissipation of 850 mW while achieving 11.0 effective number of bits (SNR=68 dB) and an SFDR of >80 dB for sampling analog input frequencies up to 70 MHz. The converter uses a switched capacitor multi-bit per stage architecture and incorporates an on-chip differential input buffer, a dedicated track/hold amplifier and an internally compensated wideband differential reference amplifier. The converter is fabricated on a 0.6 /spl mu/m BiCMOS process.

Published in:

VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on

Date of Conference:

15-17 June 2000