By Topic

Early branch prediction circuit for high performance digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. A. Farooqui ; Dept. of Electr. & Comput. Eng., California Univ., Davis, CA, USA ; V. G. Oklobdzija

In this paper, design and VLSI implementation of an Early Branch Prediction (EBP) circuit, based on a variation of Carry Look-ahead scheme is presented. The key features of this design are low area, high speed (2[log n/2]+1), and high modularity. This design out performs all the EBP designs presented so far. For 64 bit word length the early branch prediction is obtained in 679 ps as simulated for 0.2 μ technology under typical conditions. Simulation and layout results for 0.2 μ CMOS technology show a 30% increase in speed with 25% decrease in area as compared, to recently published results

Published in:

Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on

Date of Conference: