By Topic

Three goals in designing VLSI architectures for video compression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Danian Gong ; Dept. of Electron. Eng., Tsinghua Univ., Beijing, China ; Yun He

Video compression is characterized by the diversity in algorithms, the complexity of computation and the high throughput rate. The requirement of diversity and high performance in video compression brings forward some important goals in designing the VLSI architecture. In this paper, three very important goals are introduced into the design of VLSI architectures for video compression. In the main part of the paper, why each design goal should be considered, what are the problems in achieving each goal and what techniques can be used to achieve each goal are studied.

Published in:

Communications, 1999. APCC/OECC '99. Fifth Asia-Pacific Conference on ... and Fourth Optoelectronics and Communications Conference  (Volume:2 )

Date of Conference:

18-22 Oct. 1999