By Topic

Fault-tolerant serial-parallel multiplier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
L. G. Chen ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; T. H. Chen

The paper presents a fault-tolerant circuit design using a time-redundancy method for a serial-parallel multiplier, which is useful in DSP applications with serial data transmission. It utilises the (RECO recomputing with circularly shifted operands) technique to detect errors concurrently. A simple OR-gate based circuit is used as the location table to identify faulty bit-slice pairs. The reconfiguration technique is then introduced to bypass the potential faulty bit-slices. This design can have the maximum detectable error region ( equivalent to n/2 bits), without appending extra computing elements. The latency from error detection to location is only about two clock cycles, i.e. almost real-time detecting can be achieved. Pipe-lined timing for two computations is illustrated. The analyses of performance and complexity are described. The results that this is an efficient design methodology for fault-tolerant multiplication with serial data.

Published in:

IEE Proceedings E - Computers and Digital Techniques  (Volume:138 ,  Issue: 4 )