By Topic

Analysis of memory accesses in embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Nosetti, L. ; Dipt. di Autom. e Inf., Politecnico di Torino, Italy ; Solomon, C. ; Macii, E.

The increasing number of multimedia applications for embedded systems shows designers the limits of classical memory systems when dealing with large vectors of data. Therefore, a new type of cache memory specifically targeted for processing arrays and large sets of data has been proposed. In order to justify a new cache memory architecture, two assessments are needed: an evaluation of the performance gain for specific code, and an indication of the modifications required in the software. This work presents theory and implementation details for a memory access analysis tool that enables evaluation of vector operations of particular software and identification of code segments that generate them. The tool has been developed assuming a MIPS 3000 microprocessor target system, and its capabilities have been benchmarked on execution traces from two multimedia software applications: djpeg image conversion and rawaudio audio file compression

Published in:

Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on  (Volume:3 )

Date of Conference: