By Topic

Improving the efficiency of parasitic extraction and simulation of 3D interconnect models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Miguel Silveira, L. ; Dept. of Electr. & Comput. Eng., Inst. Superior Tecnico, Lisbon, Portugal ; Marques, N. ; Kamon, M. ; White, J.

As VLSI circuit speeds and density continue to increase, the need for accurately modeling the effects of three-dimensional interconnects has become essential to accurate chip and system design. Since such models are commonly used inside standard circuit simulators for time or frequency domain computations, efficiency requirements imply that those models must be kept very compact without compromising accuracy. In this paper we describe a technique based on the combination of two model order reduction algorithms applied to an integral equation approach to efficiently generate accurate, yet low order models of the impedance of 3D interconnect structures. The models thus generated are amenable to direction inclusion in standard circuit simulators

Published in:

Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on  (Volume:3 )

Date of Conference: