By Topic

An efficient hierarchical fault isolation technique for mixed-signal boards

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Cherubal ; Georgia Inst. of Technol., Atlanta, GA, USA ; A. Chatterjee

In this paper, we describe a technique for hierarchical fault isolation in analog and mixed-signal circuit boards. The technique is based on verifying the fault-free behavior of partitions of the circuit, and can be applied hierarchically to large systems. The technique is shown to be independent of the availability/completeness of fault models for the circuit-under-test (CUT). Also, it has minimal on-line computational requirements and can be easily programmed on an automatic tester. Experimental results to show the effectiveness of the technique are presented

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference: