By Topic

Synthesizable RAM-alternative to low configuration compiler memory for die area reduction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Suresh, B. ; APDC, Texas Instrum. India, Bangalore, India ; Chaterjee, B. ; Harinath, R.

This paper introduces the concept of using synthesizable RTL blocks as ASIC memories and presents them as an alternative to compiler (hard-macro type) memories that are not optimized for implementation at lower-end configurations. The main advantages of these synthesizable memories are reduced area, reduced development cycle time and increased design flexibility in terms of meeting target performance and obtaining the desired physical configuration. Experimental results show that replacing lower end compiler macros with their synthesized counterpart can lead to a memory area reduction of up to 37% in a 800 K gates ASIC design, while meeting all the timing requirements for the design

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference:

2000