By Topic

Retargetable functional simulator using high level processor models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Chandra ; Dept. of Comput. Sci. & Eng., Indian Inst. of Technol., Kanpur, India ; R. Moona

The current embedded systems design typically also involves the design of application specific integrated processors. In such scenarios, the designer needs to study various designs for choosing the best suited one with respect to the performance and the cost. The use of high level processor models along with automated tools is becoming popular in the performance study of the designs. This work involves the design and implementation of a Retargetable Functional Simulator Generator (RFSG) which is capable of generating a functional simulator for a processor given its high level model in the Sim-nML language and a binary for the processor in ELF format. The functional simulator so generated simulates the binary program for the described processor on any other host. It can also produce an uncompressed instruction trace for the binary program

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference: