By Topic

Specification and design of a quasi-delay-insensitive Java card microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fu-Chiung Cheng ; Dept. of Comput. Sci. & Technol., Tatung Univ., Taipei, China ; Chuin-Ren Wang

This paper proposes a very robust microprocessor for Java Card based on asynchronous technology. Data dependency graphs are used to specify the microoperations of instructions of Java Card and then mapped to our quasi-delay-insensitive components. Three optimization schemes are proposed for better performance, less power consumption and/or less logic. Our goal is to design a simple, robust Java Card microprocessor

Published in:

VLSI Design, 2000. Thirteenth International Conference on

Date of Conference: