On the transistor sizing problem

This paper introduces a new transistor sizing technique for timing optimization in a transistor level netlist. Starting from an initial solution, the widths of the transistors in the netlist are tuned iteratively to meet the specified timing constraints. Efficient heuristics to significantly improve the run time performance are outlined. The improvement of timing and area performance are demonstrated with several real circuits.