By Topic

Performance and reliability verification of C6201/C6701 digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
N. S. Nagaraj ; Texas Instrum. Inc., Dallas, TX, USA ; F. Cano ; S. Thiruvengadam ; D. Kapoor

Dominance of interconnect parasitics in impacting functionality, performance and reliability in deep sub-micron (DSM) designs is a well known topic. Reduced metal pitches, process variations, new materials for metallization/dielectrics emphasizes an increased need for an accurate and yet practical methodology for full-chip performance and reliability verification. This paper describes salient features of the methodology used for timing verification, interconnect modeling, coupling compensation, signal electromigration, power network analysis on power distribution networks. Results from the application of this methodology on TMS320C6201 and TMS320C6701 designed in 0.18 u technology are discussed

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: