By Topic

Area, performance, and yield implications of redundancy in on-chip caches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Thomas, T. ; Motorola Inc., Austin, TX, USA ; Anthony, B.

To meet increasing system performance demands, microprocessor designers continue to expand the amount of cache memory integrated on the processor die. The resulting additional silicon area has the undesirable effects of reducing die yield and increasing die cost. Adding redundancy to the on-chip caches can mitigate the reduced yield but introduces additional penalties in die area and performance. The paper evaluates the area, performance, and yield impact of several different implementations of on-chip cache redundancy in the context of the next member of Motorola's G4 generation of PowerPCTM processors (N. Iyengar, 1999)

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: