By Topic

Simultaneous switching noise considerations in the design of a high speed, multiported TLB of a server-class microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
N. Kalyanasundharam ; Hal Comput. Syst., Campbell, CA, USA ; N. Patwa

Noise introduced on the supply networks by simultaneous switching of the nodes of complex macros is becoming an important issue in very deep sub-micron technologies. Server-class microprocessors demand design of very high speed multiported macros that generate high peak currents and current slew-rates. This paper investigates one such macro: a fully-associative, multiported data TLB. Our simulations show a slowdown of 10-20% due to the supply noise despite robust C4-based supply network. The traditional solution of employing decoupling capacitors to combat the supply noise results in an unacceptable area increase. Macro design techniques that can reduce peak current and current slew rate without reducing the speed of critical path are proposed. Employment of hierarchical match line and delayed split precharge techniques reduce the SSN and the required decoupling capacitance by a factor of 5x

Published in:

Computer Design, 1999. (ICCD '99) International Conference on

Date of Conference: