Cart (Loading....) | Create Account
Close category search window

An effective method to estimate defect limited yield impact on memory devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

In this paper, we propose a new methodology to effectively reduce defect-related yield loss. We introduce a monitor system, in which defect data collected during the wafer processing is directly correlated to wafer test data. The amount of computed data is reasonable, it allows sample rates which are only limited by the inspection tool capacities. However, this new methodology provides accurate results on each individual wafer which is inspected inline. This enables detailed split lot analysis in real time and provides a defect related yield detractor pareto based on volume data

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1999 IEEE/SEMI

Date of Conference:


Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.