Referenced Items are not available for this document.
Summary form only given. A 1.0 ns access, 770 MHz, 36 Kb SRAM macro using a 0.18 /spl mu/m CMOS low cost ASIC technology was developed. Key technologies used to achieve this high performance are full dynamic fast word driver circuits, noise free bit line load circuits and high speed dual-mode sense amplifier circuits. The word-bit size up to 2 Kword x 72 bit can be generated automatically by using a compiler.
Published in:
VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on
Date of Conference: 17-19 June 1999
- Page(s):
- 109 - 110
- Meeting Date :
- 17 Jun 1999-19 Jun 1999
- Print ISBN:
- 4-930813-95-6
- INSPEC Accession Number:
- 6505353
- Conference Location :
- Kyoto, Japan
- Digital Object Identifier :
- 10.1109/VLSIC.1999.797253
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
