We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A 10 b, 400 MS/s glitch-free CMOS D/A converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Khanoyan, K. ; Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA ; Behbahani, F. ; Abidi, A.A.

Recent reports on high-speed CMOS D/A Converters (DACs) demonstrate clock rates and effective bandwidths of the well-known current-steering DAC architecture of 100's of MHz. In this work, new circuit design and layout methods are applied to a glitch-free 10 b DAC based on the pipelined charge redistribution architecture. Transients in the output current as codes change are called glitches, and because glitch characteristics depend nonlinearly on codes, they result in spurious tones in the output frequency spectrum. In the glitch-free DAC, on the other hand, the analog voltages are sampled and held at each clock cycle. The 0.6 /spl mu/m CMOS prototype described here clocks at up to 400 MS/s, and delivers a superior spurious-free dynamic range (SFDR) over the Nyquist band compared to other CMOS DACs. This circuit is part of a digitally based agile frequency synthesizer for a fast-frequency hopping wireless transmitter, and is intended to drive on-chip capacitor loads.

Published in:

VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on

Date of Conference:

17-19 June 1999