A compact 54/spl times/54-bit multiplier with improved Wallace-tree structure

As multimedia applications become popular, computers increasingly require high-speed floating point (FP) processing for three-dimension computer graphics (3DCG). Among various FP constructions, the FP multiplication is critical in both speed and area. The high-speed multiplier (MPY) frequently adopts the Wallace-tree method. However, this method requires complicated layout which increases the design cost and the chip area. We propose the new construction method of Wallace-tree which reduces the area with a simple layout. This paper describes a new method and its application to a 54/spl times/54-bit MPY design.