By Topic

High performance picture-in-picture (PIP) IC using embedded DRAM technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Brett, M. ; Infineon Technol., Munich, Germany ; Wendel, D.

In this paper the next generation of a low cost, high performance single-chip picture-in-picture IC is presented. This chip is produced in a 0.35 μ eDRAM technology and integrates a digital multistandard color decoder, embedded DRAM, A/D and D/A converters as well as a data slicer for caption services. The paper deals with the digital video signal processing for color decoding with asynchronous sampling and the compensation of the skew. A new algorithm for a jointline-free true frame display was developed. The chip allows a smooth scaling from 1/81 to 1/4 of full-screen picture size and implements a data compression algorithm for splitscreen modes

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:45 ,  Issue: 3 )