Standard design flows of logic LSIs in Japanese universities and VDEC

We describe two pilot activities of VDEC (VLSI Design and Education Center) in 1998; testing new implementation technologies and development of IPs. In the former project we tested Hitachi's 0.35 /spl mu/m technology, where 10 major universities participated and several kinds of design methods and libraries were tried and evaluated. In the latter project, we aimed to encourage IP design and distribution in Japanese universities, where 6 major universities participated. The designed and measured results will be opened in several levels of abstraction; hard IP macro blocks, soft IPs and analog modules.