By Topic

A formulation for quick evaluation and optimization of digital CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Shams ; Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada ; M. I. Elmasry

Most CMOS inverter models in the literature express the delay in terms of a load capacitance from which the effect of changing the sizes of the transistors is not immediately clear. In this paper, we introduce a first-order formulation based on the widths of the transistors for quick evaluation and optimization of the delay and energy in digital CMOS circuits. We then apply the formulation to obtain simple, closed-form expressions for a number of important parameters. These parameters include the optimum transistor sizing for minimizing the propagation delay, rising delay, falling delay, and energy-delay product. Furthermore, we demonstrate the convenience of using the model by applying it to a number of circuit scenarios

Published in:

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on  (Volume:6 )

Date of Conference:

Jul 1999