Referenced Items are not available for this document.
We describe a high performance clocking methodology for domino pipelines. Our technique maximizes the clock rate of the circular pipeline (“ring”) while maintaining the ring cycle time to be the worst-case combinational logic delay around the ring. It is relatively immune to global clock skew, incurs no latch overhead, allows up to 50% time borrowing, and offers a robust way of preventing race-through problems, adjusted for the worst-case time borrowing
Published in:
Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific
Date of Conference: 18-21 Jan 1999
- Page(s):
- 121 - 124 vol.1
- Meeting Date :
- 18 Jan 1999-21 Jan 1999
- Print ISBN:
- 0-7803-5012-X
- INSPEC Accession Number:
- 6358265
- Conference Location :
- Wanchai
- Digital Object Identifier :
- 10.1109/ASPDAC.1999.759728
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
