By Topic

Signal processing for low SNR digital communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. S. Marino ; Dept. of Electr. & Comput. Eng., California Univ., San Diego, La Jolla, CA, USA ; P. M. Chau

Advancements in VLSI technology allow for the digitization of communication systems and the utilization of more sophisticated signal processing algorithms, such as turbo codes for stronger forward error correction (FEC) processing. However, commiserate improvements must also occur in front-end processing for signal acquisition. A new architecture that merges the functionality of front-end and back-end signal processing for more VLSI efficient hardware in low SNR (LSNR) communications environments offering the potential to reduce the overall complexity and cost of the implementation is presented. Simulations show that this architecture is comparable in performance with current implementations.

Published in:

Signals, Systems & Computers, 1998. Conference Record of the Thirty-Second Asilomar Conference on  (Volume:2 )

Date of Conference:

1-4 Nov. 1998