By Topic

Sequential multi-valued network simplification using redundancy removal

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Khatri, S.P. ; California Univ., Berkeley, CA, USA ; Brayton, R.K. ; Sangiovanni-Vincentelli, A.L.

We introduce a scheme to simplify a multi-valued network using redundancy removal techniques. Recent methods for binary redundancy removal avoid the use of state traversal. Additionally, one method finds multiple compatible redundancies simultaneously. We extend these powerful advances in the field of binary redundancy removal to perform redundancy removal for multi-valued networks. First we perform a one-hot encoding of all the multi-valued variables of the design. Multi-valued variables are written out as binary variables, using this one-hot encoding. At the end of this step, we have a binary network which is equivalent to the multi-valued network module encoding. Next binary redundancy removal is invoked on the resulting network. In the case a binary signal si is determined to be stuck-at-0 redundant this means that the multi-valued signal s can never take on a value i. Further if the binary signal si is determined to be stuck-at-1 redundant, this means that the multi-valued signal s takes on a constant value i. All redundant binary signals are recorded in a file. The original multi-valued network is modified based on the binary redundancies thus computed. Initial experiments using this technique show a 10-20% reduction in the size of the multi-valued description

Published in:

VLSI Design, 1999. Proceedings. Twelfth International Conference On

Date of Conference:

7-10 Jan 1999