By Topic

A VLSI architecture for real time processing of one-bit coded SAR signals

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

A novel architecture for real time synthetic aperture radar signal processing is presented. Processing of SAR data requires the convolution of a sequence of echo data with a reference function. Currently quasi real time SAR signal processing is obtained by using expensive parallel computers and FFT techniques which, however, present problems if the depth of focus is small compared to the pulse length and if range dependent motion compensation is needed. The architecture presented in this paper uses time domain processing which overcomes the above mentioned problems. Real time processing is achieved by using a signum coded algorithm in which raw data and reference function are coded with a single bit. The architecture is based on a systolic array, ideally suited for implementation in custom VLSI circuits

Published in:

Signals, Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposium on

Date of Conference:

29 Sep-2 Oct 1998