By Topic

A novel delay-locked loop based CMOS clock multiplier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Birru, D. ; Digital VLSI Group, Philips Res. Lab., Eindhoven, Netherlands

On-chip clock-rate multiplication is usually achieved using a phase-locked-loop (PLL) circuit. However, integration of such an analog-intensive and noise-sensitive circuit with a digital circuit constitutes a major challenge. As an alternative solution, this paper proposes an attractive fully integratable delay-locked loop (DLL) based clock-rate multiplier by a modest integer factor. The implementation of the total circuit in the standard digital CMOS process is extremely simple and robust. The circuit can be part of a standard digital cell library and can easily be integrated with digital circuits. Simulation and experimental results are provided to evaluate the performance of the proposed circuit

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:44 ,  Issue: 4 )