By Topic

Architecture, defect tolerance, and buffer design for a new ATM switch

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vijay K. Jain ; University of South Florida, Tampa, FL 33620 USA ; Lei Lin ; Susumu Horiguchi

This paper presents a modular architecture for a scalable ATM-switch. The cell routing function, as well as the associated queueing, are distributed over many small clusters of nodes, called basic modules. These basic modules are hierarchically interconnected to form larger switches. In a basic module, every node is interconnected with adjacent nodes in the same module with three of its four links. The fourth link is used to connect either to an external port or to other basic modules at higher levels of the hierarchy. From a hardware implementation perspective, the simplicity of the architecture stems from the fact that each node in the switch consists of two small crossbar switches of low complexity, a buffer, and a controller. The hierarchial nature of the topology allows for modular growth of the switch. Further, the interconnection topology of the switch makes it suitable for three-dimensional (3-D) (stacked VLSI) implementation.

Published in:

IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B  (Volume:21 ,  Issue: 4 )