By Topic

A new VLSI architecture for interleaved filtering of sampled signals

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
X. Nie ; Semicond. Group, Siemens AG, Munich, Germany ; M. Pitscheider ; S. Mehrgardt

A VLSI architecture is presented for the filtering and decimation of the YUV video signals where the color difference signals U and V are sampled at the half of the sampling rate of the luminance signal Y. The poly-phase decomposition is applied to systematically derive the filter architecture. In this architecture we interleave the three signals Y, U and V with different sampling rates in such a way that the decimation filters only have to be implemented once to produce all three decimated Y, U and V signals at the output. The filter structure is canonical with respect to the number of delays. The technique has been applied to the high-speed CMOS implementation of an analog-to-digital-conversion circuit for high-quality video applications

Published in:

IEEE Transactions on Consumer Electronics  (Volume:44 ,  Issue: 3 )