A new VLSI architecture for interleaved filtering of sampled signals | IEEE Journals & Magazine | IEEE Xplore