By Topic

Parallel simulation of VHDL-AMS models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hirsch, H. ; MTL Syst. Inc., Dayton, OH ; Chawla, P. ; Carter, H.W.

VHDL-AMS simulation is a compute intensive activity, particularly for large models, which motivates the development and use of approaches for accelerating the simulation process. An approach that is showing some promise is to execute the simulator in parallel on a distributed computer. The SEAMS VHDL-AMS simulator created at the University of Cincinnati exploits component-level partitioning, optimistic time synchronization, analog island modeling and a new discrete-analog time algorithm to completely partition the VHDL-AMS description at the entity-architecture level, and simulate the partitioned system on separate processors on a distributed computer. Results show significant speedups are possible

Published in:

Aerospace and Electronics Conference, 1998. NAECON 1998. Proceedings of the IEEE 1998 National

Date of Conference:

13-17 Jul 1998