By Topic

Hybrid number representation for the FPGA-realization of a versatile neuro-processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wust, H. ; Inst. fur Angewandte Phys., Frankfurt Univ., Germany ; Kasper, K. ; Reininger, H.

In order to establish solutions based on neural networks for low cost products for the mass market, low power and low complex single chip neuro-processors for implementing large neural networks are needed. We introduce a highly optimized hardware design of a low complex and cascadable neuro-processor for realizing feedforward and in particular recurrent neural networks. One main feature of the proposed design is a special mixed floating point and fixed point arithmetic which in contrast to high precision floating point units reduces the necessary word lengths and the overall memory requirements. Moreover a special activity memory structure is used to enable the efficient calculation of recurrent networks omitting communication and data transfer problems. Finally, the application of the proposed design to a speech recognition task and its realization on a FPGA is presented

Published in:

Euromicro Conference, 1998. Proceedings. 24th  (Volume:2 )

Date of Conference:

25-27 Aug 1998