Referenced Items are not available for this document.
We investigate whether arithmetic operations based on Residue Number Systems (RNS) are cost-effective solutions to implement DSP applications into reconfigurable hardware. We simulated several RNS addition and multiplication implementations by varying the RNS parameters. For RNS addition, our results show that it can be implemented into a 3-stage 80.6-92.5 MHz pipeline using about 22 to 33 FPGAs' logic cells. For RNS multiplication, the attainable speed range was between 78.1 and 87.7 MHz, for operand lengths varying between 5 and 8 bits. Overall, a hybrid solution that combines logical elements and blocks of RAM is the best option, producing better average performance across the whole range of operand lengths
Published in:
FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on
Date of Conference: 15-17 Apr 1998
- Page(s):
- 331 - 332
- Meeting Date :
- 15 Apr 1998-17 Apr 1998
- Print ISBN:
- 0-8186-8900-5
- INSPEC Accession Number:
- 6035021
- Conference Location :
- Napa Valley, CA
- Digital Object Identifier :
- 10.1109/FPGA.1998.707940
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
