By Topic

A coding scheme for field-powered RF IC tag systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
S. Tanaka ; Central Res. Lab., Hitachi Ltd., Tokyo, Japan ; T. Ishifuji ; T. Saito ; M. Shida
more authors

This paper describes a new coding scheme and its CMOS implementation for field powered RF IC tag systems. The main feature of the new scheme is that it does not require a PLL for clock recovery and the decoding process, and the coding signal produced has 50% duty cycle and contains both clock and data. Also the clock signal generated by the decoder adopting the scheme drives the circuit at the proper time to achieve maximal power efficiency. A test chip has been fabricated with a 0.8 /spl mu/m standard CMOS process. The evaluation test board with this chip operates with 1 mW RF signals and no battery.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998