By Topic

Superharmonic injection locked oscillators as low power frequency dividers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rategh, H.R. ; Stanford Univ., CA, USA ; Lee, T.H.

Superharmonic injection locking is investigated in a new theoretical approach. Low power frequency dividers are designed using injection locked oscillators with cascode transistors. The Rockwell 0.5 /spl mu/m CMOS process is used to design a 3 mW injection locked frequency divider in the 1800 MHz frequency range. A 200 MHz maximum locking range is achieved in simulations. 2SC3302 Toshiba NPN transistors are also used to build a 1.75 mW injection locked frequency divider in the 800 MHz frequency range to verify the theory.

Published in:

VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on

Date of Conference:

11-13 June 1998