By Topic

Comparison of AND-XOR logic synthesis using a genetic algorithm against MISII for implementation on FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. Thomson ; Dept. of Comput. Studies, Napier Polytech. of Edinburgh, UK ; J. F. Miller

A method for synthesising and implementing PLA-type logic functions in multilevel AND-XOR form is presented. This uses a combination of developed minimisation rules, and a genetic algorithm to select input variable ordering. The purpose of this is to create an AND-XOR synthesis tool which allows designers a flexible method of implementing logic systems compactly on field-programmable gate arrays (FPGA). Results show that some benchmark functions require fewer CLBs on the FPGA parts than conventional Boolean minimisation using MISII

Published in:

Genetic Algorithms in Engineering Systems: Innovations and Applications, 1997. GALESIA 97. Second International Conference On (Conf. Publ. No. 446)

Date of Conference:

2-4 Sep 1997