By Topic

Quantization error analysis of the radix-4 signed-digit arithmetic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Youngho ahn ; Dept. of Electron. Eng., Seoul Nat. Univ., South Korea ; Wonyong Sung

The quantization error characteristics of the signed-digit arithmetic are studied for the application to the MSD (Most Significant Digit) first digit serial computation, where only truncation is allowed for the word-length reduction of the multiplied results. This study shows that truncated results in the signed-digit arithmetic contain very little DC error when a symmetric remainder reduction scheme is employed. The error characteristics are similar to those of the rounding scheme in the two's complement number system. However, the symmetric remainder reduction scheme demands more hardware and delay than the asymmetric reduction scheme.

Published in:

Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on  (Volume:2 )

Date of Conference:

3-6 Aug. 1997