By Topic

Numerical modeling of a clock distribution network for a superconducting multichip module

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Vichot, P. ; Colorado Univ., Boulder, CO, USA ; Mix, J.A. ; Schoenborn, Z. ; Dunn, J.
more authors

As supercomputers continue to move toward more powerful processors and parallelization, fast switching structures to route data signals between processors and shared memory become essential, and in fact, may be a primary limiting factor in overall computational throughput. The fast switching network under consideration in this paper is a crossbar switch employing superconducting Josephson Junction (JJ) and multichip module (MCM) technologies. This paper focuses on the design and simulation of the clock distribution network, located within the MCM, that will provide the necessary timing mechanism for data signals traveling through the crossbar switch

Published in:

Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on  (Volume:21 ,  Issue: 1 )