By Topic

The design of a very large high performance gigabit switch with shared buffers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Muh-Rong Yang ; Adv. Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan ; Ginkou Ma

Despite the recent advances of technologies, switch size of the switching architecture imposes the primary implementation constraint. Practical switching dimensions on a single chip are limited to a very small scale. To build a larger dimension, more than one module/chip is interconnected by shuffle pattern. Owing to the trade-offs between the switching dimensions and the switching performance, cells/packets that route through these interconnected modules may experience excessive queuing delay. In this paper, we present a modular design of a very large high performance gigabit switch. The proposed architecture consists of routing sub-networks, group of shared buffer, and delivery sub-networks. The basic building block of a routing sub-network is a Banyan network, while the delivery sub-network is built by an N×N Banyan network, and recursively followed by ρk groups of shared buffers, and ρk N/ρk×N/ρ k Banyan networks, where ρ is the speed-up factor and k is incremented from 1 to [log2N/log2ρ]-1. Owing to its low hardware complexities, and its ease of synchronizing among various components, the proposed architecture is able to achieve very high throughput without sacrificing its overall delay/throughput performance

Published in:

Information Networking, 1998. (ICOIN-12) Proceedings., Twelfth International Conference on

Date of Conference:

21-23 Jan 1998