By Topic

High performance Bulk FinFET with bottom spacer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tripathi, S.L. ; Dept. of ECE, MNNIT, Allahabad, India ; Mishra, R. ; Narendra, V. ; Mishra, R.A.

In this paper we propose a novel bottom spacer Bulk FinFET structure for logic applications suitable for system-on-chip (SOC) requirements. It solves the problem associated with the width quantization effect with optimized spacer height. Using well-calibrated device models and simulations, we have shown that Bulk FinFETs can be optimized with identical performances as that of SOI FinFETs. Optimized bulk FinFETs are compared with the corresponding SOI FinFETs using 3-D device simulation and design methodology.

Published in:

Electronics, Computing and Communication Technologies (CONECCT), 2013 IEEE International Conference on

Date of Conference:

17-19 Jan. 2013