By Topic

Layout driven synthesis or synthesis driven layout?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
N. Sherwani ; Intel Corp., Hillsboro, OR, USA ; P. Sawkar

ASIC as well as microprocessor design needs require very area efficient, timing driven, power and noise aware synthesis and layout capabilities. However, historically synthesis and layout have been optimized separately. Conventional synthesis aims to reduce the gate count without layout information, as a result, it might reduce logic where it may not result in significant area/power saving or timing benefit. As a consequence, several researchers have focused on integration of synthesis and layout. Some have attempted to provide layout information to synthesis while others have attempted local re-synthesis within the layout. In this tutorial, we review the existing work in the areas of logic and layout interaction. We present a classification of these approaches and their salient features

Published in:

VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on

Date of Conference:

4-7 Jan 1998